Tag: how to take input in verilog